What is claimed is:

1. An apparatus comprising:

a first processor that includes a first processor element; and

a second processor that includes a second processor element, wherein the first processor is configured to transmit data to the second processor through a third processor, wherein no processor element within the third processor is configured to perform a process operation on the data as part of the transmission of the data from the first processor to the second processor.

2. The apparatus of claim 1, wherein the first processor is not directly connected with the second processor.

3. The apparatus of claim 1, wherein no processor element within the third processor is involved in the transmission of data from the first processor to the second processor through the third processor.

4. The apparatus of claim 1, wherein the first processor, the second processor and the third processor are coupled together in a point-to-point configuration.

5. An apparatus comprising:

a first processor that includes a first processor element that is configured to perform a first data process operation; and

a second processor that includes a second processor element that is configured to perform a second data process operation based on an output from the first data process operation, the first processor to transmit the output from the first data process operation to the second processor based on a logical connection that includes traversal through a port ring of a third processor, wherein a third processor element within the third processor is not configured to perform a data process

operation between the first data process operation and the second data process operation.

6. The apparatus of claim 5, wherein the first processor, the second processor and the third processor are part of a number of processors that are in a point-to-point configuration.

7. The apparatus of claim 5, wherein the first processor includes a type of hardware accelerator that is not included in the second processor.

8. The apparatus of claim 5 further comprising,

an expansion interface to receive data on which the processor element in the first processor is to perform the first data process operation; and

a memory interface unit coupled to a memory that is external to the apparatus, wherein the memory is configured to store an output of the second data process operation.

9. The apparatus of claim 8, wherein the first processor element in the first processor is configured to perform the first data process operation on data streams received into the expansion interface at least simultaneously in part with second data process operation performed by the second processor element in the second processor.

10. An apparatus comprising:

a number of image signal processors having a number of ports that couple the number of image signal processors together in a point-to-point configuration, wherein at least one of the number of image signal processors includes a number of processor elements and a hardware accelerator; and

an expansion interface to receive data into the apparatus to be processed by the number of image signal processors.

11. The apparatus of claim 10, wherein a processor element within a source image signal processor of the number of image signal processors is to output a result of an image process operation to a destination image signal processor of the number of image signal processors.

12. The apparatus of claim 11, wherein the processor element within the source image signal processor is configured to output the result of the image process operation to the destination image signal processor through a logical connection that includes a port of an intermediate image signal processor of the number of image signal processors, wherein no processor elements in the intermediate image signal processor are configured to process the result of the image process operation prior to receipt by the destination image signal processor.

13. The apparatus of claim 10 further comprising a bus coupled to communicate configuration data to the number of image signal processors, wherein the bus is independent of the point-to-point configuration.

14. The apparatus of claim 13, wherein the configuration data includes data to establish logical connections between the number of image signal processors.

15. A system comprising:

a Charge Coupled Device (CCD) sensor to capture an image;

an image processor that includes a number of processors coupled together in a point-to-point configuration, the number of processors to include a number of processor elements, wherein the number of processor elements are to process the image based on one of a number of image process operations;

a memory to store at least one output of the execution of the number of image process operations by the number of processor elements; and

a host processor to configure the execution of the number of image process operations within the image processor.

16. The system of claim 15, wherein the image processor includes a global bus that is coupled to the number of processors, the global bus independent of the point-to-point connections among the number of processors.

17. The system of claim 16, wherein the host processor is configured to transmit configuration data to the number of processors for generation of a logical connection, wherein the logical connection from a source processor to a destination processor includes connection paths among at least a part of the number of processors to process the image based on the number of image process operations.

18. The system of claim 17, wherein the processor elements within the at least part of the number of processors within the logical connection are not involved in the transmission of data from the source processor to the destination processor.

19. A method comprising:

receiving a stream of data in a first processor having a first processor element;

performing, by the first processor element, image processing operations on at least a part of the stream of data; and

transmitting a result of the image processing operations to a second processor through a third processor having a third processor element, independent of image processing operations by the third processor element.

20. The method of claim 19, wherein transmitting the result of the image processing operations to the second processor through the third processor includes transmitting the result of the image processing operations to the second processor

through a logical connection that includes transmission through a series of processors including the third processor.

21. The method of claim 19, wherein receiving the stream of data in the first processor having the first processor element includes receiving the stream of data in the first processor having the first processor element at least simultaneously in part with performing, by a second processor element in the second processor, a different image processing operation.

22. A method comprising:

performing, by a first image signal processor within a multi-processor point-to-point configuration, the following operations until receipt of image data from an image scanning operation is complete,

executing, by a first processor element in the first image signal processor, an image process operation on the image data; and

transmitting a result of the image process operation to a second image signal processor within the multi-processor point-to-point configuration through a logical connection that includes a number of ports of a number of other different image signal processors within the multi-processor point-to-point configuration.

23. The method of claim 22, wherein transmitting the result of the image process operation to the second image signal processor includes transmitting the result of the image process operation to the second image signal processor through the logical connection, wherein other processing elements in the other different image signal processors do not process the image data prior to processing by a second processor element in the second image signal processor.

24. The method of claim 22 further comprising receiving the image data from a source that is external to the multi-processor point-to-point configuration.

25. A machine-readable medium that provides instructions, which when executed by a machine, cause said machine to perform operations comprising:

receiving a stream of data in a first processor having a first processor element;

performing, by the first processor element, image processing operations on at least a part of the stream of data; and

transmitting a result of the image processing operations to a second processor through a third processor having a third processor element, independent of image processing operations by the third processor element.

26. The machine-readable medium of claim 25, wherein transmitting the result of the image processing operations to the second processor through the third processor includes transmitting the result of the image processing operations to the second processor through a logical connection that includes transmission through a series of processors including the third processor.

27. The machine-readable medium of claim 25, wherein receiving the stream of data in the first processor having the first processor element includes receiving the stream of data in the first processor having the first processor element at least simultaneously in part with performing, by a second processor element in the second processor, a different image processing operation.

28. A machine-readable medium that provides instructions, which when executed by a machine, cause said machine to perform operations comprising:

recursively performing, by a first image signal processor within a multi-processor point-to-point configuration, the following operations until receipt of image data from an image scanning operation is complete,

executing, by a first processor element in the first image signal processor, an image process operation on the image data; and

transmitting a result of the image process operation to a second image signal processor within the multi-processor point-to-point configuration through a logical connection that includes a number of ports of a number of other different image signal processors within the multi-processor point-to-point configuration.

29. The machine-readable medium of claim 28, wherein transmitting the result of the image process operation to the second image signal processor includes transmitting the result of the image process operation to the second image signal processor through the logical connection, wherein other processing elements in the other different image signal processors do not process the image data prior to processing by a second processor element in the second image signal processor.

30. The machine-readable medium of claim 28 further comprising receiving the image data from a source that is external to the multi-processor point-to-point configuration.